What are you looking for ?
Advertise with us
Advertise with us

XConn to Drive UALink Switch Innovation for Emerging AI Ecosystem

Building on large-radix (256-lane) CXL and PCIe "Apollo" Switch

XConn Technologies Holdings, Inc., in next-gen interconnect technology for the future of HPC and AI applications, joined the Ultra Accelerator Link (UALink) Consortium as a contributor member. The newly incorporated consortium aims to establish an industry-standard, high-speed interconnect to enable scale-up communications between AI accelerators and switches, delivering low latency and high bandwidth for AI workloads in data center environments.

XConn’s participation in the UALink Consortium follows its introduction of the “Apollo” switch, a 256-lane CXL and PCIe switch fabric architecture, which has set new standards for scalability and flexibility in data center interconnect solutions. Leveraging this large-radix architecture, XConn is uniquely positioned to contribute to the development of UALink’s high-performance interconnect, which will play a critical role in supporting the expanding needs of AI and HPC workloads.

We are thrilled to contribute to the development of an open standard that directly addresses the high-performance needs of AI infrastructures,” said Gerry Fan, CEO of XConn. “Our award-winning large-radix Apollo switch architecture positions XConn as a leading force in enabling the scale and efficiency required for the UALink ecosystem. We look forward to working with industry leaders to build a comprehensive ecosystem that empowers future AI deployments and fosters scalable innovation across data centers.”

The UALink Consortium was established by a coalition of technology companies, including AMD, Amazon Web Services (AWS), Astera Labs, Cisco, Google, Hewlett Packard Enterprise, Intel, Meta, and Microsoft. The consortium’s members are engaged to help shape and refine the UALink 1.0 spec, which will be available for review by consortium members this year and for general release in 1Q25. The UALink 1.0 spec is designed to support high-speed data transfer of up to 200Gb/s per lane and can connect up to 1,024 accelerators within an AI pod. This enables data centers to achieve the efficiency and scalability required for large AI models and compute-intensive applications.

We are pleased to welcome XConn Technologies as a contributor member,” said Willie Nelson, president of the UALink Consortium. “With their expertise in interconnect technology, XConn brings a valuable perspective to our mission of developing an open, high-performance standard that can meet the demands of emerging AI and high-performance computing applications.”

Articles_bottom
ExaGrid
AIC
ATTOtarget="_blank"
OPEN-E
RAIDON