What are you looking for ?
Advertise with us
RAIDON

JEDEC Adds to Suite of Standards Supporting CXL Memory Technology with Publication of 2 Documents

JESD319 JEDEC Memory Controller Standard for CXL defines overall specs, and JESD325 JEDEC Memory Device Management Standard for CXL.

JEDEC Solid State Technology Association announced the publication of 2 new standards supporting Compute Express Link (CXL) technology.

These additions complete a family of 4 standards that provide the industry with flexibility to develop a wide range of CXL memory products. All 4 standards are available for free download from the JEDEC website (registration required).

JESD319: JEDEC Memory Controller Standard – for CXL defines the overall specs, interface parameters, signaling protocols, and features for a CXL memory controller ASIC. Key aspects include pinout reference information and a functional description that includes CXL interface, memory controller, memory RAS, metadata, clocking, reset, performance, and controller configuration requirements. JESD319 focuses on the CXL 3.1 based direct attached memory expansion application, providing a baseline of standardized functionality while allowing for additional innovations and customizations.

JESD325: JEDEC Memory Device Management Standard – for CXL provides a reference specification for systems and device management capabilities found in CXL memory devices. It targets field-replaceable CXL memory devices based on PCIe Gen 5 and is compliant with the CXL 2.0 Specification or later.

Key topics covered include:

  • Management Interface Requirements (Physical layer, Transport Layer, and Protocol Layer)
  • Security Requirements (Signature and Hashing Algorithms, Secure Boot, Secure FW Update, SPDM)
  • Requirements for Management Sensors and Controls
  • Thermal Management Requirements
  • FRU Vital Product Data Content Requirements

JESD319 and JESD325 join JEDEC’s previously published standards on this topic: JESD317A: JEDEC Memory Module Reference Base Standard – for CXL and JESD405-1B: JEDEC Memory Module Label – for CXL.

With the publication of JESD319 and JESD325, JEDEC has completed a robust family of standards in support of CXL technology,” said Mian Quddus, chairman, board of directors, JEDEC. “This suite of JEDEC standards offers the industry the flexibility to develop a wide range of CXL memory products, from fully JEDEC-compliant devices to highly differentiated solutions that adhere to essential management standards.

Read also :
Articles_bottom
ExaGrid
AIC
ATTO
OPEN-E