NXP USA Assigned Patent
Error rate reduction in NVM including MRAMs
By Francis Pelletier | August 2, 2022 at 2:00 pmNXP USA, Inc., Austin, TX, has been assigned a patent (11,379,307) developed by Roy, Anirban, and Mahatme, Nihaar N., Austin, TX, for an “error rate reduction in a non-volatile memory (NVM) including magneto-resistive random access memories (MRAMs).“
The abstract of the patent published by the U.S. Patent and Trademark Office states: “A magnetoresistive random-access memory (MRAM) device includes an array of MRAM bit cells grouped into words, each word having specified number of data bit cells, error correction code (ECC) bit cells, and at least two inversion indicator bit cells, the inversion indicator bit cells being redundant of each other, and a memory controller. The memory controller is configured to, for each of the words, set the inversion indicator bit cells to indicate whether the number of data bit cells in a word having a zero value is greater than the number of data bit cells having a one value, invert the zeroes and ones in the bit cells when the inversion indicator bit cells are set to indicate a greater number of zeroes than ones in the data bit cells of the word, and revert the data bit cells to their value before the zeroes and ones were inverted.”
The patent application was filed on December 9, 2020 (17/247,376).