CXL Consortium Published Compute Express Link 3.2 Specification

The CXL Consortium announces the release of its Compute Express Link (CXL) 3.2 specification.

The 3.2 specification optimizes CXL Memory Device monitoring and management, enhances functionality of CXL Memory Devices for OS and applications, and extends security with the Trusted Security Protocol (TSP).

“We are excited to announce the release of the CXL 3.2 Specification to advance the CXL ecosystem by providing enhancements to security, compliance, and functionality of CXL Memory Devices,” said Larrie Carr, president, CXL Consortium. “The Consortium continues to develop an open, coherent interconnect and enable an interoperable ecosystem for heterogeneous memory and computing solutions.”

Highlights of CXL 3.2 specs:

• Optimized CXL memory device monitoring and management
  • New CXL Hot-Page Monitoring Unit (CHMU) for memory tiering
  • Common event record
  • Compatibility with PCIe Management Message Pass Through (MMPT)
  • CXL online firmware (FW) activation capabilities
• Enhanced functionality of CXL memory devices for OS and application
  • Post Package Repair (PPR) enhancements
  • Additional performance monitoring events for CXL Memory Devices
• Extends security with Trusted Security Protocol (TSP)
  • New Meta-bits Storage Feature for Host-only Coherent Host-Managed Device Memory (HDM-H) address regions
  • Improved security by expanding IDE protection
  • Increases security of Host-only Coherent Device-Managed Memory with Back-Invalidation (HDM-DB) memory devices
  • Enhances compliance tests for interoperability
• Full backward compatibility with all previous CXL specifications

Resources:
CXL 3.2 Specification (registration required)
Opportunities and Challenges of Compute Express Link (CXL) White Paper by ABI Research (PDF)